

Memory FeRAM

8 M (512 K × 16) Bit

MB85R8M2TA

■ DESCRIPTIONS

The MB85R8M2TA is an FeRAM (Ferroelectric Random Access Memory) chip consisting of 524,288 words × 16 bits of nonvolatile memory cells fabricated using ferroelectric process and silicon gate CMOS process technologies.

The MB85R8M2TA is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R8M2TA can be used for 10¹⁴ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E2PROM. The MB85R8M2TA uses a pseudo-SRAM interface.

■ FEATURES

• Bit configuration : $524,288 \text{ words} \times 16 \text{ bits}$ • Read/write endurance : $10^{14} \text{ times } (+85 \text{ °C})$

• Data retention : 10 years (+ 85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)

• Operating power supply voltage : 1.8 V to 3.6 V

• Low power operation : Operating power supply current 18 mA (Max)


Standby current 150 μA (Max) Sleep current 10 μA (Max)


Operation ambient temperature range : - 40 °C to + 85 °C
 Package : 48-pin plastic FBGA

44-pin plastic TSOP RoHS compliant

Fujitsu Semiconductor Memory Solutions Limited has changed its name to RAMXEED Limited. RAMXEED Limited will continue to offer and support existing products while maintaining Fujitsu's part number unchanged.

■ PIN ASSIGNMENTS






■ PIN DESCRIPTIONS

PIN DESCRIPTION		T == -	
Pin Number(FBGA)	Pin Number(TSOP)	Pin Name	Functional Description
A3, A4, A5, B3, B4, C3,	5 to 1, 44 to 42,	A0 to A18	Address Input pins
C4, D4, H2, H3, H4, H5,	28 to 23, 22 to 18		Select 524,288 words in FeRAM
G3, G4, F3, F4, E4, D3,			memory array by 19 Address Input
H1			pins. When these address inputs are
			changed during /CE equals to "L"
			level, reading operation of data
			selected in the address after transition
			will start.
B6, C5, C6, D5, E5, F5,	7 to 10, 13 to 16,	I/O0 to	Data Input/Output pins
F6, G6, B1, C1, C2, D2	29 to 32, 35 to 38	I/O15	These are 16 bits bidirectional pins for
E2, F2, F1, G1			reading and writing.
B5	6	/CE	Chip Enable Input pin
			In case the /CE equals to "L" level and
			/ZZ equals to "H" level, device is
			activated and enables to start memory
			access.
			In writing operation, input data from I/O
			pins are latched at the rising edge of /CE
			and written to FeRAM memory array.
G5	17	/WE	Write Enable Input pin
		2	Writing operation starts at the falling
			edge of /WE.
			Input data from I/O pins are latched at
			the rising edge of /WE and written to
			FeRAM memory array.
A2	41	/OE	Output Enable Input pin
112		, 32	When the /OE is "L" level, valid data
			are output to data bus.
			When the /OE is "H" level, all I/O pins
			become high impedance (High-Z)
			state.
A6		/ZZ	Sleep Mode Input pin
110		/22	When the /ZZ becomes to "L" level,
			device transits to the Sleep Mode.
			During reading and writing operation,
			/ZZ pin shall be hold "H" level.
A1, B2	40, 39	/UB, /LB	Lower/Upper byte Control Input pins
111, 112	10, 37	, 05, 155	In case /LB or /UB equals to "L" level,
			it enables reading/writing operation of
			I/O0 to I/O7 or I/O8 to I/O15
			respectively. In case /LB and /UB
			equal to "H" level, all I/O pins become
			High-Z state.
D6, E1	11, 33	VDD	Supply Voltage pins
D0, D1	11, 33		Connect all two pins to the power
			supply.
D1, E6	12, 34	VSS	Ground pins
D1, E0	12, 37	V 33	Connect all two pins to ground.
E3, G2, H6		NC	No connected pin
15, 02, 10		INC	
			Left open or connect to VDD/VSS.

Note: Please refer to the timing diagram for functional description of each pin.



■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE

Operation Mode	/CE	/WE	/OE	A0 to A1	A2 to A18	/ZZ	/UB,/LB
Sleep	×	×	×	×	×	L	×
Standby	Н	×	×	×	×	Н	×
Read	\downarrow	Н	L	H or L	H or L	Н	×
Address Access Read	L	Н	L	H or L	↑ or ↓	Н	×
Write(/CE Control)*1	\downarrow	L	×	H or L	H or L	Н	×
Write(/WE Control)*1*2	L	\	×	H or L	H or L	Н	×
Address Access Write*1*3	L	\downarrow	×	H or L	↑ or ↓	Н	×
Pre-charge	↑	×	×	×	×	Н	×
Page Read	L	Н	L	↑ or ↓	H or L	Н	L
/UB,/LB Access Wright	L	L	Н	H or L	H or L	Н	\downarrow
Page Address Write	L	\	Н	↑ or ↓	H or L	Н	L


Note: H= "H" level, L= "L" level, \uparrow = Rising edge, \downarrow = Falling edge, \times = H, L, \downarrow or \uparrow

^{*1:} In writing cycle, input data is latched at early rising edge of /CE or /WE.

^{*2:} In writing sequence of /WE control, there exists time with data output of reading cycle at the falling edge of /CE.

^{*3:} In writing sequence of Address Access Write, there exists time with data output of reading cycle at the address transition.





■ FUNCTIONAL TRUTH TABLE OF BYTE CONTROL

Operation Mode	/WE	/OE	/LB	/UB	I/O0 to I/O7	I/O8 to I/O15
Pand (With out Output)	Н	Н	×	×	Hi-Z	Hi-Z
Read(Without Output)	Н	×	Н	Н	Hi-Z	Hi-Z
Read(I/O8 to I/O15)			Н	L	Hi-Z	Output
Read(I/O0 to I/O7)	Н	L	L	Н	Output	Hi-Z
Read(I/O0 to I/O15)			L	L	Output	Output
Write(I/O8 to I/O15)			Н	L	×	Input
Write(I/O0 to I/O7)	1 ↑	×	L	Н	Input	×
Write(I/O0 to I/O15)			L	L	Input	Input

Note: H= "H" level, L= "L" level, \uparrow = Rising edge, \downarrow = Falling edge, \times = H, L, \downarrow or \uparrow Hi-Z= High Impedance

In case the byte reading or writing are not selected, /LB and /UB pins shall be connected to GND pin. In case the byte writing, while /CE=L, please don't switch /LB and /UB.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Cymbol	Rat	Heit	
Parameter	Symbol	Min	Max	Unit
Power Supply Voltage*	V_{DD}	- 0.5	+ 4.0	V
Input Pin Voltage*	$V_{ m IN}$	- 0.5	$V_{DD} + 0.5 \ (\leq 4.0)$	V
Output Pin Voltage*	V_{OUT}	- 0.5	$V_{DD} + 0.5 \ (\leq 4.0)$	V
Operation Ambient Temperature	$T_{\mathbf{A}}$	- 40	+ 85	°C
Storage Temperature	Tstg	- 55	+ 125	°C

^{* :} All voltages are referenced to VSS (ground 0 V).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value		Unit
Parameter	Symbol	Min	Тур	Max	Ullit
Power Supply Voltage*1	$V_{ m DD}$	1.8	3.3	3.6	V
Operation Ambient Temperature*2	T_A	- 40	_	+ 85	°C

^{*1:} All voltages are referenced to VSS (ground 0 V).

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Danamatan	Ol	,		Value	ι υ	
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Leakage Current	$ \mathrm{I}_{\mathrm{LI}} $	$V_{IN} = 0V$ to V_{DD}	_	_	5	μΑ
Output Leakage Current	$ { m I}_{ m LO} $	$V_{OUT} = 0V$ to V_{DD} /CE = V_{IH} or /OE = V_{IH}	_	_	5	μΑ
Operating Power Supply Current*1	I_{DD}	$/CE = 0.2 \text{ V}, I_{out} = 0 \text{ mA}$	_	13.5	18	mA
Standby Current	${ m I}_{ m SB}$	$\label{eq:continuous} \begin{split} /ZZ & \geq V_{DD} - 0.2V \\ /CE, /WE, /OE & \geq V_{DD} - 0.2V \\ /LB, /UB & \geq V_{DD} - 0.2V \\ Others & \geq V_{DD} - 0.2V \text{ or } \leq 0.2V \end{split}$	_	12	150	μА
Sleep Current	I_{ZZ}	$\begin{tabular}{ll} /ZZ = V_{SS} \\ /CE, /WE, /OE, /LB, /UB = V_{DD} \\ Others = V_{DD} \ or \ V_{SS} \\ \end{tabular}$	_	3.5	10	μА
High Level Input Voltage	V_{IH}	$V_{DD} = 1.8 V \text{ to } 3.6 V$	$V_{DD} \times 0.8$	_	$V_{DD} + 0.3$	V
Low Level Input Voltage	$V_{\rm IL}$	$V_{DD} = 1.8 V \text{ to } 3.6 V$	- 0.3	_	$V_{DD} \times 0.2$	V
High Level	V_{OH1}	$V_{DD} = 2.5 V \text{ to } 3.6 V$ $I_{OH} = -1.0 \text{mA}$	$V_{DD} \times 0.8$	_	—	V
Output Voltage	V_{OH2}	$V_{DD} = 1.8V \text{ to } 2.5V$ $I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2$	_	_	v
Low Level Output	V_{OL1}	$V_{DD} = 2.5 V \text{ to } 3.6 V$ $I_{OL} = 2.0 \text{mA}$	_	_	0.4	V
Voltage	V_{OL2}	$V_{DD} = 1.8V \text{ to } 2.5V$ $I_{OL} = 150 \mu A$	_	_	0.2	V

^{*1:} During the measurement of I_{DD}, all Address and I/O were taken to only change once per active cycle. Iout: output current

2. AC Characteristics

AC Test Conditions

 $\begin{array}{ll} Power \ Supply \ Voltage & : 1.8 \ V \ to \ 3.6 \ V \\ Operation \ Ambient \ Temperature & : -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C \\ Input \ Voltage \ Amplitude & : 0 \ V \ / \ V_{DD} \end{array}$

(1) Read Cycle

Parameter	Symbol		alue V to 2.5V)	Value (V _{DD} =2.5V t	_	Unit
T drameter	Cymbol	Min	Max	Min	Max	Oint
Read Cycle time(/CE control)	$t_{ m RC}$	120	_	120	_	ns
Read Cycle time(Address access)	$t_{ m RCA}$	135	_	120	_	ns
/CE Access Time	$t_{\rm CE}$		65		65	ns
Address Access Time	t_{AA}		135		120	ns
/CE Output Data Hold time	t_{OH}	0	_	0	_	ns
Address Access Output Data Hold time	t_{OAH}	20	_	20	_	ns
/CE Active Time	t_{CA}	65	_	65		ns
Pre-charge Time	t_{PC}	55	_	55	_	ns
/LB, /UB Access Time	t_{BA}		35		20	ns
Address Setup Time	t_{AS}	0	_	0	_	ns
Address Hold Time	t_{AH}	65	_	65	_	ns
/CE↑ to Address Transition time*1	tcah	0	_	0	_	ns
/OE Access Time	t_{OE}		35		20	ns
/CE Output Floating Time*1	$t_{\rm HZ}$		10		10	ns
/OE Output Floating Time	$t_{ m OHZ}$	_	10		10	ns
/LB, /UB Output Floating Time	$t_{ m BHZ}$		10		10	ns
Address Transition Time*1	t_{AX}	_	15	_	15	ns

^{*1:} Same parameters with the Write cycle.

(2) Write Cycle

			lue		lue	
Parameter	Symbol	(V _{DD} =1.8)	√ to 2.5V)	(V _{DD} =2.5)	V to 3.6V)	Unit
		Min	Max	Min	Max	
Write Cycle Time	$t_{ m WC}$	120	_	120		ns
/CE Active Time	t_{CA}	65	_	65		ns
/CE↓ to /WE↑ Time	t_{CW}	65	_	65		ns
Pre-charge Time	$t_{\rm PC}$	55	_	55		ns
Write Pulse Width	t_{WP}	20	_	20		ns
Address Setup Time	t_{AS}	0	_	0		ns
Address Hold Time	t_{AH}	65	_	65		ns
/WE↓ to /CE↑ Time	t _{WLC}	20	_	20		ns
(/UB or /LB) ↓ to /CE ↑	$t_{ m BLC}$	20	_	20	_	ns
Address Transition to /WE↑ Time	$t_{ m AWH}$	135	_	120		ns
/WE↑ to Address Transition Time	$t_{ m WHA}$	0	_	0		ns
Data Setup Time	$t_{ m DS}$	10	_	10		ns
Data Hold Time	t_{DH}	0	_	0		ns
/WE Output Floating Time	t_{WZ}	_	10	_	10	ns
/WE Output Access Time*1	t_{WX}	10	_	10		ns
Write Setup Time*1	t_{WS}	0	_	0		ns
Write Hold Time*1	$t_{ m WH}$	0	_	0		ns
/CE Output Floating Time	$t_{\rm HZ}$	_	10		10	ns
Address transition Time	t_{AX}		15		15	ns
/UB, /LB Write Pulse Width	t_{WP2}	20		20		ns
/WE=L to (/UB, /LB)=H period	t_{WP3}	20		20		ns

(3) Page Mode Read/Write Cycle

Parameter	Symbol		lue / to 2.5V)		lue / to 3.6V)	Unit
i arameter	Symbol	Min	Max	Min	Max	Oiiii
Page Mode Write Cycle Time	t_{PWC}	25	_	25	_	ns
Page Mode Write Pulse Width	t_{WPP}	15	_	15	_	ns
Page Address Setup Time (/WE=L)	t_{ASP}	8	_	8	_	ns
Page Address Hold Time (/WE=L)	t_{AHP}	15	_	15	_	ns
Page Address Access Time	t_{AAP}	_	25	_	25	ns
Page Address Data Hold Time	t_{OHP}	3	_	3	_	ns
Page Mode Read Cycle Time	t_{PRCA}	25	_	25	_	ns
Page Mode Write Pre Charge Width	t_{WPHP}	7	_	7		ns

(4) Power ON/OFF Sequence and Sleep Mode Cycle


Doromotor	Cymbal	Va	Unit	
Parameter	Symbol	Min	Max	Unit
/CE level hold time for Power ON	$t_{ m PU}$	450	_	μs
/CE level hold time for Power OFF	t_{PD}	85	_	ns
Power supply rising time	$t_{ m VR}$	50	_	μs/V
Power supply falling time	$t_{ m VF}$	100	_	μs/V
/ZZ active time	t _{ZZL}	1	_	μs
Sleep mode enable time	t _{ZZEN}	_	0	μs
/CE level hold time for Sleep mode release	t_{ZZEX}	450	_	μs



3. Pin Capacitance


Parameter	Symbol	Condition		Value		Unit
Farailletei	Syllibol	Condition	Min	Тур	Max	Oilit
Input Capacitance	C_{IN}	$V_{DD} = 3.3 \text{ V},$		_	9	pF
Input/Output Capacitance (I/O pin)	$C_{I/O}$	$VIN = VOUT = 0V \sim VDD$,		_	9	pF
/ZZ Pin Input Capacitance	C_{ZZ}	$f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C}$	_	_	9	pF

■ AC Test Load Circuit




■ TIMING DIAGRAMS


1. Read Cycle Timing 1 (/CE, /OE, /UB, /LB Control)




2. Read Cycle Timing 2 (Address Access)




3. Read Cycle Timing 3 (Page Access)




4. Write Cycle Timing 1 (/WE Control)




5. Write Cycle Timing 2 (/CE Control)




6. Write Cycle Timing 3 (Address Access and /WE Control)




7. Write Cycle Timing 4 (/UB(/LB) Access)




Write Cycle Timing 5 (Page Address Access)



9. Sleep Mode Timing



■ POWER ON/OFF SEQUENCE



■ FeRAM CHARACTERISTICS

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10^{14}	_	Times	Operation Ambient Temperature $T_A = +85 ^{\circ}\text{C}$
	40	_		Operation Ambient Temperature $T_A = +85$ °C
Data Retention*2	95	_	Years	Operation Ambient Temperature $T_A = +55$ °C
	≥ 200	_		Operation Ambient Temperature $T_A = +35 ^{\circ}\text{C}$

^{*1:} The values for Read/Write Endurance apply to the total number of read and write operations per row in FeRAM. This is because FeRAM needs writing operation after each reading operations. When switching rows, the number of Read/Write operations is counted for each selected row. However, if only addresses A0 and A1 are switched, no row switching occurs. The memory consists of 64 internal outputs per row, and switching only A0 and A1 selects 16 of these outputs. Each row in the memory array has 64 internal outputs, and 16 outputs are selected by A0 and A1. Therefore, once a certain address is selected, switching only A0 and A1 does not change the selected row, and the Read/Write count is totaled as one operation. For other address switches, each corresponding row is counted once.

■ NOTE ON USE


• We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

^{*2:} The minimum value of Date Retention refers to data retention term from first read/write after the device shipped. The value is estimated from qualification results.

■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥ 2000 V
ESD CDM (Charged Device Model) JESD22-C101 compliant	MB85R8M2TAFN-G-JAE2 MB85R8M2TABGL-G-JAE1	≥ 1000 V
Latch-Up (C-V Method) Proprietary method		≥ 200 V

C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec intervals. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


■ ORDERING INFORMATION

Part Number	Package	Shipping form	Minimum shipping quantity
MB85R8M2TAFN-G-JAE2	44-pin plastic TSOP	Tray	*
MB85R8M2TABGL-G-JAE1	48-pin plastic FBGA	Tray	*

^{*:} Please contact our sales office about minimum shipping quantity.


■ PACKAGE DIMENSIONS






PACKAGE DIMENSIONS(Continued)

44-pin plastic TSOP	Lead pitch	0.8mm
	Package width × package length	10.16 × 18.41mm
	Lead shape	Gullwing
THE REPORT OF THE PERSON OF TH	Sealing method	Plastic mold
THE REPORT OF THE PERSON OF TH	Mounting height	1.2mm (max.)
Religible of the state of the s		
MB85R8M2TAFN-G-JAE2		



■ MARKING(Examples)



[44pin Plastic TSOP]

MB85R8M2TA: Product name


E2: (Lead free code)

2200 Y00:2200(Year and Week code) + Y00 (Trace code)


■ PACKING

(1)MB85R8M2TABGL-G-JAE1

1.1 Tray dimensions




1.2 IC orientation




1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)]



1.4 Dimensions for container


(1) Dimensions for inner box



L	W	Н	
162	360	90	
		/m:::::	

(Dimensions in mm)

(2) Dimensions for outer box




L	W	Н
375	410	225
•		


(Dimensions in mm)

(2)MB85R8M2TAFN-G-JAE2

2.1 Tray dimensions




2.2 IC orientation




2.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)]



2.4 Dimensions for container


(1) Dimensions for inner box



L	W	Н	
162	360	90	
		<i>(</i>	

(Dimensions in mm)

(2) Dimensions for outer box



L	W	Н
410	375	225

(Dimensions in mm)

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
P.8	1. DC Characteristics	Adjust the sleep current condition.
D 10	Daga Mada Dagd/Weita Cyala	t_{wpp} : $16(Min) \rightarrow 15(Min)$
P.10	Page Mode Read/Write Cycle	$t_{wphp}: 6(Min) \rightarrow 7(Min)$
P.11	1. Read Cycle Timing 1	
P.13	3. Read Cycle Timing 3	Update waveform
	4. Write Cycle Timing 1	
P.15	8. Write Cycle Timing 5	

RAMXEED LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://ramxeed.com/

All Rights Reserved.

RAMXEED LIMITED, its subsidiaries and affiliates (collectively, "RAMXEED") reserves the right to make changes to the information contained in this document without notice. Please contact your RAMXEED sales representatives before order of RAMXEED device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of RAMXEED device. RAMXEED disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the RAMXEED device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. RAMXEED assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of RAMXEED or any third party by license or otherwise, express or implied. RAMXEED assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). RAMXEED shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.